University of Illinois at Urbana-Champaign Block I logo
university of illinois at urbana-champaign

Department of Computer Science

Computer Science Department Master Calendar

skip to events

import, export, and share options

calendar tabs

  •  All 
  • Grid
  • Month
  • Week
  • Day
  • Search
  • (Selected tab) Detail

Event Detail Information

Event Detail Information

Illinois-Intel Parallelism Center (I2PC) Distinguished Speaker Series: Josh Fryman (Intel)

Speaker Josh Fryman, Intel Corporation
Date Apr 26, 2012
Time 4:00 pm - 5:00 pm   CDT
Location 3405 Siebel Center
Cost Free
Sponsor Illinois-Intel Parallelism Center (I2PC)
Contact Meg Osfar
E-Mail mosfar2@illinois.edu
Views 6543
Originating Calendar I2PC Events

Illinois-Intel Parallelism Center (I2PC) Distinguished Speaker Series

Thursday April 26th, 4pm CDT, Room SC3405 

 

UHPC/ExaScale: "There Ain't No Such Thing As A Free Lunch"

 

Josh Fryman

Intel Corporation

 

Abstract:
The ExaScale machine criteria put forth by DARPA and DoE have set a very aggressive goal for Exa-FLOP computation by 2018 in a 20 MW power budget.  No current commercial approach appears to be capable of achieving this design target due to the energy-efficiency barrier.  The root causes for failing this future vision encompass the first principles behind circuits, networks, architectures, runtimes, and programming systems.  Unless the entire community moves in new directions immediately, no ExaScale machine will be built.  This talk will explore what the exact nature of the Ubiquitous High Performance Computing (UHPC) challenge from DARPA requires, starting from measured test chip data on the first principles.  The implications of these results imply that many research efforts may be moving in the wrong direction.

Bio:
Joshua Fryman is the chief CPU architect of Intel's design for the DARPA UHPC challenge.  The program was begun in 2010, and confronts the challenges of building potentially Exa-Scale systems on highly constrained energy budgets, problems with resiliency, and the challenge of programmability and usability.  He received his B.S. in Computer Engineering from the University of Florida.  He spent several years designing cable and satellite TV platforms used by consumers the world over.  He then obtained his PhD from Georiga Tech in Computer Architecture before joining Intel as a research scientist.  He has been involved in many programs at Intel (Tera-scale research, Larrabee/MIC, Ct, V-ISA, UHPC).

========================================================

I2PC seminars are held on Thursdays at 4pm Central Time in Room 3405 of the Siebel Center.

They are streamed live at this link:

* http://media.cs.illinois.edu/live/I2PClive.asx

Questions to the speaker for live response can be posted at:

* http://i2pc.cs.illinois.edu/chat

A complete list of seminars is available here:

* http://i2pc.cs.illinois.edu/seminars.html